# AN1062

# Using the QSPI for Analog Data Acquisition

By: Craig Shaw

#### INTRODUCTION

To effectively use digital microcontroller units (MCUs) in an analog world, analog information must be converted into digital form. In all applications, fast, accurate, and inexpensive conversion is desirable. Minimizing printed circuit board space and interconnections is also desirable.

#### NOTE

This application note can be applied to any MCU (i.e., MC68332, MC68HC16Z1, etc.) containing queued serial peripheral interface (QSPI) circuitry.

The MC68332 lacks any direct analog-to-digital (A/D) conversion capabilities. This deficiency is easily and inexpensively remedied by connecting the QSPI to an external serial A/D converter.

This application note presents hardware and software examples detailing use of the QSPI with multichannel 8- and 10-bit A/D converters, specifically the MC145040 and the MC145050. It describes design methodology for obtaining maximum A/D throughput, using one or more A/D converters. It also discusses how to simultaneously use other peripherals with the QSPI and how to determine overall system performance.

#### OPERATION OF THE MC145040, MC145050 FAMILY A/D CONVERTERS

The following paragraphs give a brief overview of the Motorola serial A/D converters. For a more thorough treatment of the subject, refer to References 3 and 4.

The MC145040, MC145041, MC145050, and MC145051 are low-cost, ratiometric, 11-channel A/D converters. They are designed for connection to a microcomputer system with channel selection and conversion results being conveyed through a serial interface port. They require only 14 mW from a single 5-V power supply and yield  $\pm 1$  LSB accuracy over the -40 to  $\pm 125^{\circ}$ C range. The reference voltage can be anywhere from  $\pm 2.5$  V to V<sub>DD</sub>, and the analog input voltage may range from V<sub>SS</sub> to V<sub>DD</sub>.

The MC145050 and MC145051 are 10-bit converters; whereas, the MC145040 and MC145041 are 8-bit converters. The MC145040 and MC145050 use external clock sources to perform the conversion; the MC145041 and MC145051 use internal RC oscillators. The parts using external oscillators guarantee faster conversion rates because internal oscillator frequency must be limited to guarantee reasonable yield despite manufacturing tolerances. The remaining A/D converter description refers specifically to the MC145050 since it is the converter used in the examples presented.

Figure 1 shows the pinout of the MC145050. It has 13 analog pins, consisting of 11 analog inputs, labeled AN0–AN11, and two voltage reference inputs, labeled V<sub>AG</sub> (analog ground) and V<sub>REF</sub> (positive reference voltage). Power is supplied through the V<sub>SS</sub> and V<sub>DD</sub> pins and is a nominal 5 V. The MC145050 requires an external clock to be supplied on the A/D CLK pin to regulate the data conversion.

Channel selection and conversion results are transferred through the digital serial communication pins. A serial transfer synchronizing clock must be fed into the SCLK input pin when the chip-select ( $\overline{CS}$ ) pin is driven low. The address to be converted is serially transmitted into the DIN pin, and the conversion results are serially shifted out the DOUT pin.

The MC145050 is designed to be used in conjunction with multiple serial devices on a common bus; consequently, the DOUT pin is driven only when CS is asserted. The serial protocol employed is Motorola SPI, which is compatible with the National Semiconductor Microwire<sup>™</sup> system and the Texas Instrument TMS370 series SPI units. The Motorola queued serial module (QSM) also contains a QSPI that efficiently implements this protocol.




Figure 1. MC145050 Pinout

Go to: www.freescale.com

### FUNDAMENTALS OF QSPI OPERATION

The following paragraphs give a brief overview of the QSPI as it applies to the examples that are presented. A more detailed description of the QSPI is contained in section 5 of the *MC68332 User's Manual* (see Reference 2).

The QSPI is an intelligent, synchronous serial interface with a 16-entry, full-duplex queue. It can continuously scan up to 16 independent peripherals and maintain a queue of the most recently acquired information with no central processor unit (CPU) intervention. It features variable word lengths, programmable chip selects, and selectable data/clock phase relationship. The baud rate and the delay between transfers are also programmable. The QSPI has a maximum transfer speed of one-fourth the MC68332 system clock speed.

Since the QSPI is capable of operation as a master or as a slave, all pins are bidirectional. Figure 2 shows a typical master mode configuration. The slave peripherals are selected via the peripheral chip-select pins, PCS0–PCS3, and the serial clock is provided by the SCK pin. QSPI output data is presented on the master out slave in (MOSI) pin, and input is taken from the master in slave out (MISO) pin.




Figure 2. Master Mode Representation of the QSPI

One of the most powerful elements of the QSPI is its queue. Figure 3 depicts the structure of the QSPI queue RAM. The queue may contain up to 16 entries, each consisting of a transmit word, a receive word, and a command control byte. The transmit and receive words are from 8 to 16 bits long and are LSB justified. For any given queue entry, the transmit and receive words are the same length.

An important subset of the queue RAM is the command control RAM. Figure 4 shows a breakdown of a single command control byte, and Figure 5 depicts a basic QSPI master mode timing diagram. The control byte allows the programmer to customize each serial transfer to the specific needs of the targeted peripheral. Chip-select patterns are stored in the PCS0–PCS3 bit fields of each applicable control byte and are driven onto the chip-select pins when the specified transfer begins. If set, the continue (CONT) bit allows the QSPI to continue driving the programmed chip-select value until the beginning of the next transfer. This procedure has the effect of concatenating multiple serial transfers to a single peripheral and allowing more than 16 bits per exchange. If the CONT bit is clear, a user-defined default value is driven onto the chip-select pins between serial transfers.




Figure 4. Command Control Byte

The PCS to SCK delay (DSCK) and delay after transfer (DT) bits enable user-defined delays before and after the specified transfer. If DSCK is set, the first clock following the chip-select assertion is delayed by a user-specified amount of time. Otherwise, the first clock pulse is delayed one-half of an SCK period. This delay is necessary because some peripherals require a relatively long period of time to respond.





Figure 3. Organization of the QSPI Queue RAM



If DT is set, a user-specified delay elapses before the next serial transfer is begun. Otherwise, the QSPI executes the next transfer as soon as possible (approximately 1  $\mu$ s when the MC68332 operates at 16.778 MHz). This delay is useful if a peripheral needs time to perform a function that affects subsequent serial transfers. One example might be to wait for an A/D converter to perform a conversion.

The remaining element in the control byte is the bits per transfer enable (BITSE) bit. If BITSE is set, the transfer length is a user-specified value, ranging from 8 to 16 bits. If BITSE is cleared, the transfer length will default to 8 bits.


Figure 6 represents a programmer's model or the QSPI. The QSM data direction register (QDDR) determines whether a given QSPI pin is an input or an output. When read, the QSM port data register (QPDR) provides the logic level present on a QSM input pin or the data latched in an output pin. When written, the write data is latched into the output register. The QSM pin assignment register (QPAR) controls whether a pin is to be controlled by the QSPI or is to function as a general-purpose I/O pin.

Serial peripheral control register 0 (SPCR0) specifies six different functions. The master/slave mode select 'MSTR) bit, if set, causes the QSPI to operate as the controller of the SPI transfer. The wired-OR mode for QSPI pins (WOMQ) bit, if set, causes all QSPI outputs to function in an open-grain mode, requiring external pullup resistors. The bits per transfer (BITS) field allows the programmer to specify the number of bits in a nondefault transfer (used if BITSE is set). The clock polarity (CPOL) bit determines the polarity of the SCK output, and the clock phase (CPHA) bit dictates the data's phase relationship to the SCK. The serial clock baud rate (BAUD) fierc determines the QSPI SCK frequency, from 33 kHz to 4.2 MHz (with the MC68332 system clock frequency at 16.778 MHz).

Serial peripheral control register 1 (SPCR1) specifies three different functions. Setting the QSPI enable (SPE) bit causes the QSPI to begin operation; clearing SPE causes operation to stop immediately. SPE is automatically cleared by the QSPI when it completes all specified transfers. The DSCKL field allows the programmer to set the nondefault delay before SCK (used if DSCK is set). The DTL field controls the nondefault delay after the transfer is completed (used if DT is set).

Serial peripheral control register 2 (SPCR2) specifies five queue control functions. The new queue pointer value (NEWQP) field determines which queue entry is to be transferred first. More queue entries are sequentially transferred until the entry specified by the ending queue pointer (ENDQP) field is completed. If the wrap enable (WREN) bit is set, transfers continue either at queue entry 0 or at the entry specified by the NEWQP field. The point the queue wraps to (entry 0 or NEWQP) is determined by the wrap to (WRTO) bit. The SPI finished interrupt enable (SPIFIE) bit is an interrupt enable. If set, an interrupt will be generated upon completion of the queue entry specified by the ENDQP field.

Serial peripheral control register 3 (SPCR3) controls self-test and program debug functions, which will not be discussed in this application note. The serial peripheral status register (SPSR) contains two status fields of importance for this application. The completed queue pointer (CPTQP) field contains the queue entry number that was most recently completed. The QSPI finished flag (SPIF) bit is set when the CPTQP matches the ENDQP, which indicates that the specified queue has been completed and the QSPI has either shut down or wrapped to the designated point.



NOTE: Shading denotes not used area.

Figure 6. QSPI Programmer's Model

#### **BASIC SYSTEM IMPLEMENTATION**

The schematic diagram shown in Figure 7 depicts the basic minimal serial A/D data acquisition system. The only extraneous logic required for this system is the 2-MHz oscillator. The oscillator can be used to supply a number of other peripheral devices as well as additional A/D converters. Also, the oscillator can be eliminated entirely, and an MC145051 can be used in place of the MC145050; however, the speed of the conversions would be reduced.

The timing diagram (see Figure 8) shows significant events on the pins of the MC145050. This timing sequence corresponds to the timing sequence illustrated in Figure 9 of Reference 4. Although not the fastest method for sampling the A/D converter, this timing sequence allows efficient use of the MC145050 on a bus In conjunction with other peripherals. During A/D conversion, the QSP1 can select and exchange data with another device, maximizing overall serial bandwidth. The timing for 10-clock transfer not using CS may be slightly faster, but if it is used with other peripherals, the QSP1 must wait for the conversion to be completed.

For successful operation, power supply decoupling and wiring should be carefully considered. The 0.1- $\mu$ F decoupling capacitor should be placed as close as possible to the V<sub>DD</sub>

and V<sub>SS</sub> pins. A nearby decoupling capacitor is also needed between the V<sub>REF</sub> and V<sub>AG</sub> pins. Separate lines should be run to the V<sub>REF</sub> and V<sub>AG</sub> inputs since any current drain will cause IR voltage drop in the traces. If an active IC is being powered by the same trace, the switching current transients can cause enormous errors.

As the timing diagram shows, the MC145050 requires valid data on the DIN pin during the rising edge of SCK. The data is allowed to change on the falling edge of SCK. This determines the clock polarity and phase values that need to be programmed into the QSP1 (CPOL = 0, CPHA = 0).

#### TIMING CONSIDERATIONS

One factor determining overall system speed is the source impedance of the signal being measured. The impedance limits the maximum SCK clock frequency because the SCK frequency is what determines the actual sample interval. For more information on source impedance effect on clock frequency, refer to Reference 4. A source impedance of less than 1000 ohms is assumed so that sample interval is not a constraint.

Calculate the maximum SCK frequency according to the following procedures. According to Reference 4, the minimum SCLK pulse high and low widths (two, two) are both 190 ns, the

maximum propagation delay from SCK to DOUT ( $t_{PHL}$ ,  $t_{PLH}$ ) is 240 ns, and the minimum setup time from DIN to SCK ( $t_{su}$ .A/D) is 100 ns.

Assuming a QSPI minimum data setup time ( $t_{SU}$ , Q, MISO to SCK) of 10 ns, to meet QSPI input data timing requirements, the minimum clock pulse width is the greater of ( $t_{PLH} + t_{SU}$ , Q) or ( $t_{PHL} + t_{SU}$ , Q). This yields 250 ns.

Assuming a QSPI maximum data delay time ( $t_{dd}$ ,Q, SCK to MOSI) of 10 ns, to meet MC145050 input data timing requirements, the minimum clock pulse width is the greater of  $t_{wh}$ ,  $t_{wl}$ , or ( $t_{dd}$ ,Q +  $t_{su}$ ,A/D). This figure is 190 ns.

Data hold times on both the QSPI and the MC145050 are too minimal to present a problem, since data is not allowed to change until one-half SCK period after the latch is triggered. The minimum SCK period must be twice the largest minimum clock pulse width since the QSPI generates a symmetrical SCK waveform. This number is 500 ns, indicating a maximum SCK frequency of 2 MHz. The MC68332 will be clocked at a system clock frequency of 16 MHz, allowing an SCK frequency of exactly 2 MHz. The BAUD field value can be found from the following equation:

> BAUD = system clock frequency/ (2 · desired SCK frequency)

Therefore, the BAUD field should be programmed to

BAUD = [16 MHz/(2 2 MHz)] = 4




Figure 7. Basic Serial A/D Data Acquisition System

Another parameter that must be determined is the minimum time that must elapse between asserting the MC145050  $\overline{\text{CS}}$ pin and providing the first SCK pulse. According to Reference 4, the maximum propagation delay from CS to DOUT driven (tpzL. tpzH) is 2 A/D CLKs + 300 ns. Assuming a QSPI input data setup time of 10 ns and an A/D CLK frequency of 2 MHz, the total delay must be at least 10 + 300 + (2  $\cdot$  500) = 1.31  $\mu$ s. A minimum setup time from CS to SCK (t<sub>SU)</sub> is 2 A/D CLKs + 425 ns. Since this value is  $1.425 \,\mu s$  and is the larger value, the DSCKL field in QSPI SPCR1 must be programmed to provide at least this amount of delay. The MC68332 User's Manual (see Reference 2) states the formula for DSCKL as follows:

delay time = DSCKL/system clock frequency

Solving for DSCKL gives

DSCKL = (1425 ns/62.5 ns) = 22.8

Rounding up to the nearest whole delay, there are 23 DSCKL units for a total delay of 1.4375 µs. Also, the DSCK bit must be set in each command control byte that governs a transfer to the MC145050; otherwise, the standard delay of one-half SCK period will be used (in this case, 250 ns).

For a successful conversion to occur, a delay of 44 A/D CLKs must elapse from the last falling edge of SCK to the next assertion of CS (see AC ELECTRICAL CHARACTERISTICS of Reference 4). The QSPI always provides a one-half SCK delay after the last SCK edge before the  $\overline{\text{CS}}$  pins change state. The delay time before the next CS assertion must then be

(44 - 500 ns) - 250 ns = 21.75 μs

The equation for delay between transfers is

delay time = (32 · DTL)/system clock frequency

thus, it follows that

DTL = (system clock frequency - delay time)/32

therefore,

DTL = ((16 · 10<sup>6</sup>) hertz · (21.75 · 10<sup>-6</sup>) seconds)/32 DTL = 10.88 which rounds up to 11

Plugging DTL = 11 into the original equation gives an actual delay of 22 µs.

### **QSPI INITIALIZATION AND OPERATION**

Since the fastest throughput is possible when using 10-bit transfers, the BITS field in SPCR0 must be set to 10. Additionally, the BITSE bit must be set in each command control byte associated with a transfer to the MC145050.

To simplify the example, assume conversions are only wanted from A/D channels 3, 4, and 6. Those channels will be sampled repeatedly, and each channel will have a separate fixed memory address where the most recently acquired result will always be available to the CPU. The WREN bit in SPCR2 and the first three queue entries will be used. The transmit RAM must contain the A/D multiplexer address to be converted, and the receive RAM will hold the conversion results

Figure 9 is an assembly language listing showing how the QSPI is configured to perform the stated functions. The first portion of the program is definitions, followed by initialization. The QSPI is then activated. The program waits until all conversions have been performed once before utilizing the results.

Figure 10 shows the setup and operation of the queue RAM in this example. It is important to note that the conversion data requested by one queue entry is not shifted out until the next transfer; thus, the data is stored in the receive RAM corresponding to the latter transfer. Also, the very first transfer of output data from the A/D converter is invalid and should be ignored. This issue can be handled by simply waiting a known amount of time (until the first result has been updated).

Using a different approach, start the queue from entry F and then transfer and loop on entries 0, 1, and 2. Queue entry F executes once; whereas, entries 0-2 will repeat indefinitely, causing the invalid data word from the A/D converter to be stored in unused RAM (associated with queue entry F). After SPIF in the SPSR is set, all A/D result locations will contain valid data. From then on, the CPU merely reads the latest A/D results from their fixed locations, effectively making the serial A/D converter appear to the CPU as a parallel, memorymapped peripheral. Having fixed locations for each channel's result allows the programmer to equate them with sensor names, making software easier to write and maintain (especially when compared to serial systems funnelling all results through a single receive register).

The example in Figure 9 shows an interrupt service routine which will generate a warning if fuel pressure drops below a specific level. To cancel the warning, the pressure must increase above a second threshold. Similarly, a heating element is controlled to maintain an operator-specified temperature within a given range. Finally, an unknown voltage is measured, scaled into millivolts, then displayed on an LED readout. Again, note that the CPU just reads the latest conversion results.

The total time to complete the entire queue is calculated as follows:

time per entry	=	(no. of bits · SCK period) + DSCKL	
		period + DTL period	
	=	(10 500 ns) + 1.4375 μs + 22 μs	
		28.4375µs	
time per wrap	=	(no. of entries) - time per entry	
•	Ξ	3 · 28.4 μs = 85.3 μs	
The age of the oldest result is calculated as follows:			

Т Nime per entry, (no. of entries + 1)]

	maximum age	-	fume ber entry (no. or entries i ch
			+ sample time
7			6 · SCK period = 6 · 500 ns = $3 \mu$ s
ł	maximum age	=	[28.4 μs · (3 + 1)] + 3 μs = 116.75 μs

The maximum-age equation accounts for the fact that the analog level may change while sampling, conversion, and transfer occurs. If the sample time is not considered, the oldest data is simply the sum of the time per wrap and the time per entry because the A/D result data always emerges on the transfer following the transfer requesting the conversion.

### OTHER USEFUL CONCEPTS

If the QSPI is to be used to control another peripheral in addition to an A/D converter, it may be advisable to interleave the transfers to the two peripherals. Interleaving can improve the overall serial transfer rate (queue entries per second) by constructively utilizing the time ordinarily wasted waiting for a conversion.

If faster data acquisition is necessary, this concept can also apply to a second A/D converter. The conversion workload must be split between the two A/D converters so that one is




Figure 8. MC14050 Conversion and Transfer Timing

sampling while the other is converting, reducing the average time between conversions from 28.4  $\mu$ s to 14.2  $\mu$ s. If three A/D converters are employed, the time drops to 9.5  $\mu$ s. If a fourth A/D converter is used, the total acquisition time is reduced to the theoretical minimum value, 7.5  $\mu$ s. The theoretical minimum is the sum of the transfer time (5  $\mu$ s), the minimum DSCK time (1.4375  $\mu$ s), and the minimum delay after transfer (1.0625  $\mu$ s).

Another useful feature of the QSPI is the ability to support subqueues. Subqueues are formed when the normal queue execution sequence is altered to perform a special task. Often, the special task needs attention as soon as possible. Afterward, it is usually desirable to resume execution of the previously defined queue.

An example would be the continuous scanning of three A/D converter channels (as previously described), but upon detection of an interrupt, quickly setting an output port to a given value. After the output data is transferred, the QSPI should continue scanning the three A/D channels. This operation is easy due to the branching capability of the QSPI. While the QSPI is operating, writing to the NEWQP field (lower byte of SPCR2) will cause the QSPI to complete the transfer already in progress, then execute the transfer specified by NEWQP. Normal operation (transferring queue entries in sequence) continues from the point indicated by NEWQP. If a new ENDQP value is also written, its value is used to determine the end of the queue. There is no implicit return mechanism, but if the queue is properly structured, the original operation will resume automatically.

Figure 11 shows the queue structure and operation flow that demonstrates this capability. Assuming the QSPI is already in operation (scanning A/D channels 3, 4, and 6) when the interrupt arrives, the software merely sets up the QSPI RAM associated with the special event, then writes \$0E to the lower byte of SPCR2. This procedure causes the QSPI to complete the present transfer, then transfer queue entries E and F. Since ENDQP is still 2, the QSPI will then transfer entries 0, 1, and 2, then wrap back to entry 0. The software never has to modify any control registers or respond to QSPI interrupts because the original queue is resumed automatically. For minimum latency, the program should initialize the control RAM (and the transmit RAM, if possible) for the special operation before the operation is to occur to initiate the subgueue transfer.

#### REFERENCES

- Harman, Thomas L. The Motorola MC68020 and MC68030 Microprocessors: Assembly Language, Interfacing, and Design. Englewood Cliffs, NJ: Prentice-Hall, 1989.
- MC68332 User's Manual (MC68332 UM/AD). Motorola, Inc., 1990.
- 8-Bit A/D Converters with Serial Interface (MC145040/D). Motorola, Inc., 1990.
- 10-Bit A/D Converters with Serial Interface (MC145050/D). Motorola, Inc., 1990.

	*****	*****	***************	***************************************		
	* Example showing use of QSPI to control 3 A/D conversions					
	*			*******		
		* ************************************				
	~	bit definitions	(just what's	needed for this example)		
	* Cont EQU	\$80	control RAM s	structure		
00000080	BITSE EQU	\$40				
00000040	DT EQU	\$20				
00000020 00000010	DSCK EQU	\$10				
00000008	PCS3 EQU	\$08				
00000004	PCS2 EQU	\$04				
00000002	PCS1 EQU	\$02				
00000001	PCS0 EQU	\$01				
	* REGCSO EQU	\$08	OPDR, OPAR,	ODDR		
00000008	SCK EQU	\$04	<b>_</b> , <b>_</b> ,	-		
00000004	MOSI EQU	\$02				
00000002	MISO EQU	\$01				
00000001	*					
00008000	MSTR EQU	\$8000	SPCRO			
00000400	BITS EQU	\$400				
	*	****	SPCR1			
00008000	SPE EQU	\$8000	SPURI			
00000100	DSCKL EQU	\$100				
	WREN EQU	\$4000	SPCR2			
00004000	ENDO EQU	\$100				
00000100	*	•				
00000080	SPIF EQU *	\$80	SPSR			
		register addresse	5			
	* OPDRW EQU	SFFFFFC14	OPDR as a	ligned WORD		
fffffc14	SPCR0 EQU	\$FFFFFC18	control r			
fffffc18	SPCR2 EQU	\$FFFFFC1C	control r	egister 2		
fffffclc fffffclf	SPSR EQU	SFFFFFC1F	QSPI stat	us register		
IIIIIGII	•			-		
	***** Cont *	rol register initi	alization value	3		
	* QPDR, QPAR	, QDDR				
0000008	INOPDR EQU	REGCSO		PCS0 default value = 1		
0000000f	INOPAR EQU	REGCS0+SCK+MOSI+	MISO	pins assigned to QSPI		
0000000	INODDR EQU	REGCS0+SCK+MOSI		QSPI output pins		
00080f0e	INOPORT EQU	INQPDR*\$100+INQP	AR*\$100+INQDDR	form into a LONG WORD		
	* SPCRO, SPC	CR1				
0000-904	INOSO EQU	10*BITS+MSTR+4	master, 10	bits, CPOL, CPHA=0, 0, baud=2 MHz		
0000a804 0000970b	INOS1 EQU		start QSP1	I, DSCK≠1.4375 uS, DTL=22 uS		
a804970b	INOSO1 EQU		S1 form into	long word		
20019/02	* SPCR2, SP	CR3				
	*			q = \$2, newq = \$F		
0000420f	INQS2 EQU		wrap, end	q = 52, newq = 51 pecial, same as RESET state		
00000000	INQS3 EQU			long word		
42010000	INQS23 EQU	INQS2*\$10000+ING	722 IOLM JULO	TONA MOTO		
	* ****** QSP	I RAM addresses an	d initialization	n values		
	*	SFFFFFD20 t:	ransmit RAM, ent	ry O		
fffffd20	TXRAMO EQU		ransmit RAM, ent	ry 2		
ffffd24	TXRAM2 EQU TXRAMF EQU	· · · · · · · · · · · ·	ransmit RAM, ent	ry F		
fffffd3e	TXKAMP EQU	<b>•••••</b>		-		
ffffd40 ffffd4f	CRAMO EQU CRAMF EQU	*******	ontrol RAM, entr ontrol RAM, entr			
	*					

Figure 9. Use of QSPI to Control A/D Conversions — 2 MHz A/D (Sheet 1 of 3)

388

	**************************************	
	***************	entry #
	*	
ffffd00	FUELPSI EQU SFFFFF TEMP EQU SFFFFF	no2 1 OSPT location of A/D temperature result
fffffd02 fffffd04	VOLTAGE EQU SFFFFF	The second second and by welther result
	*	
	* OSPI TRANSMIT RAM IN	**************************************
	*	
	*	TXQ entry sensor
	TXR0 EQU 3*64	A/D channel 3 address 0 temperature
000000c0 00000100	TXR1 EQU 4*64	A/D channel 4 address 1 voltage
00000180	TXR2 EQU 6*64	A/D channel 6 address 2 pressure
00000180	TXRF EQU 6*64	A/D channel 6 address F pressure
00c00100	TXR01 EQU TXR0*\$10	000+TXRl form into a LONG WORD
	<pre>* multiply A/D address * (MSB of the 4-bit A/</pre>	by 64 to put the LSB into bit 6 of the 10-bit transfer D address will be MSB of 10-bit transfer)
	* NOTE: transmit queue	entry 0 requests a conversion on A/D channel 3,
		e sensor. This result will be returned into receive entry 1. The A/D result always gets transmitted
	* RAM in queue e * on the A/D tra	intry 1. The A/D result dimins glob that minimized
	*	***
	* OSPI CONTROL RAM INI	TIALIZATION CONSTANTS *
00000070	* CRXB EQU BITSE+DS	CK+DT 10-bits, both delays - same for all transfers
00007070	* CRXW EQU CRXB*\$10	0+CRXB form into a WORD
70707070	CRXL EQU CRXW*\$10	000+CRXW form into a LONG WORD
	*	
	***** Misc.	
00001388	* VREF EQU 5000	VREF is 5000 millivolts
00004000	SETPT EQU \$4000	address of temperature setpoint variable
		**************************************
	* ORG \$5000	
00005000	*	
	* Initialize QSPI TRAN *	NSMIT KAM
00005000 21fc 00c0 010 fd20	0 START MOVE.L #TX	CR01,TXRAMO entries 0, 1
00005008 31fc 0180 fd2		CR2, TXRAM2 entry 2 CRF, TXRAMF entry F
0000500e 31fc 0180 fd3	*	
	* Initialize QSPI CON *	
00005014 21fc 7070 707 fd40	-	
0000501c 11fc 0070 fd4	- <b>.</b>	RXB, CRAMF entry F
		ntrol registers, START transfers
00005022 21fc 0008 0f0	e MOVE.L #IN	NQPORT, QPDRW setup QPDR, QPAR, QDDR
fc14 0000502a 21fc 420f 000	0 NOVELL #I	NQS23, SPCR2 setup SPCR2, SPCR3
fc1c 00005032 21fc a804 970		NQS01,SPCR0 setup SPCR0, SPCR1, start QSPI.
fc18	*	
	*	

Figure 9. Use of QSPI to Control A/D Conversions - 2 MHz A/D (Sheet 2 of 3)

389

0000503a 0838 0007 fclf			#7,SPSR Wait	wait until a valid conversion result is available for all channe:s
00005040 67£8				ontinue on to main program.
	* 1 *	All data	avallable, C	***************************************
	*******	*******	********* CPU	data acquisition ************************************
	*******	*******	*********	**********
				be periodically executed in response The interrupt could even be generated
	* The	followi real-tim	e interrupt.	the periodically executed in corrected The interrupt could even be generated on of each queue.
	* to a * bv th	gSPI,	upon completi	ion of each queue.
	*			
	* INTSRV	MOVE . W	#279,D0	load constant for minimum fuel pressure test if A/D pressure result is below minimum
00005042 303c 0117	INTSRV	CMP W	FUELPSI, DO	test if A/D pressure result in a
00005046 b078 fd00 0000504a 6504		BCS.B	CHKRCV	
	*	BSR.B	LOPRESS	generate fuel pressure warning speeds up interrupt service routine
0000504c 6146		BRA B	CHKTEMP	-
0000504e 600c	*		#325,D0	constant for recovered fuel pressure
00005050 303c 0145	CHKRCV	MOVE.W CMP.W	FUELPSI, DO	constant for recovered fully is above minimum test if A/D pressure result is above minimum
00005054 b078 fd00 00005058 6202		BHI B	CHKTEMP	
00005058 6202	*		PRESSOK	cancel fuel pressure warning
0000505a 6138	•	BSR.B	11000000	
			de encomé	ant will control
	* The	followi	ng code segue h using a +/-	ent will control 5 count deadband.
	* a tem *	peracure		
	*		000000000	get temperature setpoint
0000505c 3038 4000	CHKTEMP	MOVE.W SUBQ.W	SETPT,D0 #5,D0	compute lower threshold
00005060 5540		CMP . W	TEMP, DO	compare with A/D result branch if actual temp. is above threshold
00005062 b078 fd02 00005066 6508		BCS.B	OK1	
	*	BSR	HEATON	activate heater speeds up interrupt service routine
00005068 6100 002a		BRA	DOVOLTS	speeds up interiupt service iter
0000506c 6000 0012	*		SETPT, DO	get temperature setpoint
00005070 3038 4000	OK1	MOVE . W		compute upper threshold
00005074 5a40 00005076 b078 fd02		CMP W	EMP, DO	branch if actual temp. is below threshold
0000507a 6204		BHI.B	DOVOLTS	
	*	BSR	HEATON	activate heater
0000507c 6100 0016	*			
	* * Th	- follow	ing code segn	ment will measure voltage on the result into millivolts.
	* 1/D	channel	4 and scale	the result into millivolts.
	*			
	*	S MOVE	W #VREF, D0	load scale numerator (VREF = $5000 \text{ mV}$ ) multiply by A/D channel 4 conversion result
00005080 303c 1388	DOAOPT	MULU	W VOLTAGE, DO	divide by 256
00005084 c0f8 fd04 00005088 e088		LSR.L LSR.L		divide by 4 (total of divide by 1024)
0000508a e488		CLR.W	D1	round for maximum accuracy, result in D0
0000508c 4241 0000508e d141			W D1, D0	display voltage on a digital readout
00005090 6102		BSR.B	DISPV	• -
	*			from interrupt service routine
00005092 4e73		RTE	return	from incertape service and
	*			
00005004	LOPRE	SS EQU	-	ubroutines
00005094 00005094	PRESS	OK EQU	*	
00005094	HEATO	n equ FF equ	*	
00005094 00005094	DISPV	L EQU	*	
00005094 4075		RTS		
	*			
	0 Er:	ror(s)		
	0 Wau	rning(s)		•

Figure 9. Use of QSPI to Control A/D Conversions — 2 MHz A/D (Sheet 3 of 3)

390




Figure 11. Example Subqueue Structure and Operation Flow